






FIG. 1














Signal	Description
	Clock and Reset interface
HVS_Reset	Hardware Vertical Scaler reset
HVS_CIk	Hardware Vertical Scaler main clock
	Memory Interface
Fetch_Ready	Source input image data is available (from Memory Controller)
Fetch_Data[31:0]	Source input image data (from Memory Controller)
	Register and Command Interface
Start_Y_Cmnd	Command to start the processing of the Y plane of pixels
Y_Addr[31:3]	Upper 29 bits of the source Y image byte address
Y_Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels
Y_Length[10:0]	Number of lines in the source input Y image plane
2 Y_Width[11:0]	Number of Y pixels (x4) in one line of the source image
2 Start_U_Cmnd	Command to start the processing of the U plane of pixels
6 U_Addr[31:3]	Upper 29 bits of the source U image byte address
8 U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels
0 U_Length[10:0]	Number of lines in the source input U image plane
2 U_Width[11:0]	Number of U pixels (x4) in one line of the source image
4 Start_V_Cmnd	Command to start the processing of the V plane of pixels
6 V_Addr[31:3]	Upper 29 bits of the source V image byte address
8 V_Pitch[14:3]	Amount to add to the address to locate the next line's V pixels
0 V_Length[10:0]	Number of lines in the source input V image plane
2 V_Width[11:0]	Number of V pixels (x4) in one line of the source image
	Filter Interface
Filter _Ready	Filter block is ready to accept pixels from the IPFB

IPFB Input Table

FIG. 9

Filter_Req

Filter _Data[31:0]

	Output Table
Signal	Description
	Memory interface
Fetch_Req	Request to the memory interface for the source image
Fetch_Addr[31:3]	Upper 29 bits of the source image current byte address
	Register and Command Interface
Y Done	The IPFB has sent the last pixel segment of the Y image to the PFB
U Done	The IPFB has sent the last pixel segment of the U image to the PFB
V Done	The IPFB has sent the last pixel segment of the V image to the PFB
	Filter Interface
Column_Done	The last pixel of the current column is being sent to the Filter Block

FIG. 10

The pixel data to the Filter Block

Request to send the next set of pixels to the Filter Block




FIG. 11

Input Table

_			
	Signal	Description	
		Clock and Reset Interface	
Ī	HVS_Reset	Hardware Vertical Scaler reset	
Ī	HVS_CIk	Hardware Vertical Scaler main clock	
- 1		Input Pixel Formatting Block (IPFB) Interface	
30	Y_Done	The IPFB has sent the last pixel segment of the Y image to the PFB	
32	U_Done	The IPFB has sent the last pixel segment of the U image to the PFB	
84	V_Done	The IPFB has sent the last pixel segment of the V image to the PFB	
	Column_Done	The last pixel of the current column is being sent to the Filter Block	
	Filter_Req	Request to input the next set of pixels to the Filter Block	
	Filter _Data[31:0]	The pixel data to the Filter Block	
		Output Pixel Formatting Block (OPFB) Interface	
	Scaled_Ready	OPFB is ready to accept pixels from the PFB	
ļ		Register and Command Interface	
	CRAM_Write	Write command to the CRAM port	
	CRAM_Addr[5:0]	CRAM Address for programming coefficients	
	CRAM_Data[6:0]	Seven bit CRAM coefficient data	
	DDA_Write	Write command to the DDA port	
	DDA_Addr[3:0]	DDA Function Address for programming DDA behavior	
	DDA_Data[31:0]	DDA data	

FIG. 12

Output Table

Signai	Description	
·	Input Pixel Formatting Block (IPFB) Interface	
Filter _Ready	Filter block is ready to accept pixels from the IPFB	
	Output Pixel Formatting Block (OPFB) Interface	
Scaled_Req	Request to transfer data from PFB to OPFB	
Scaled_Data[31:0]	Scaled output image data from Pixel Filter Block	

FIG. 13

Pixel Filtering Block (PFB)





FIG. 14



Input Table

	input Table		
Г	Signal	Description	
t		Clock and Reset Interface	
1	HVS_Reset	Hardware Vertical Scaler reset	
ŀ	HVS_Clk	Hardware Vertical Scaler main clock	
Ì		Memory Interface	
116	Store_Ready	Memory Controller can accept output image data	
''"		Register and Command Interface	
106	Y Addr[31:3]	Upper 29 bits of the scaled Y image destination byte address	
108	Y_Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels	
110	Y_Length[10:0]	Number of lines in the scaled output Y image plane	
112	Y Width[11:0]	Number of Y pixels (x4) in one line of the scaled image	
106	U_Addr[31:3]	Upper 29 bits of the scaled U image destination byte address	
108	U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels	
110	U_Length[10:0]	Number of lines in the scaled input U image plane	
112	U_Width[11:0]	Number of U pixels (x4) in one line of the scaled image	
106	11.004.03	Upper 29 bits of the scaled V image destination byte address	
108		Amount to add to the address to locate the next line's V pixels	
110	11. (40.0)	Number of lines in the scaled input V image plane	
112	10 7 10 54 4 60	Number of V pixels (x4) in one line of the scaled image	
112		Filter Interface	
100	Store_Y	The Pixel Filter Block is processing the Y plane of pixels	
102		The Pixel Filter Block is processing the U plane of pixels	
104		The Pixel Filter Block is processing the V plane of pixels	
114		Scaled output image data from Pixel Filter Block	
114	`	Request to transfer data from PFB to OPFB	
1 1"	` <u> </u>	FIC 46	

FIG. 16

		Output Table
1	Signal	Description
116 116 116		Memory Interface
	Store_Req	Request to the memory interface for the output image data
		Scaled output image data
		Upper 29 bits of the scaled image current byte address
		Filter Interface
	Scaled_Ready	OPFB is ready to accept pixels from the PFB




FIG. 18

